

-1-

HIGH VOLTAGE LATERAL FET STRUCTURE WITH IMPROVED ON
RESISTANCE PERFORMANCE

5 Background of the Invention

[0001] This invention relates generally to semiconductor devices, and more specifically to lateral field effect transistor (FET) structures and methods of manufacture.

10 [0002] Metal-oxide semiconductor field effect transistors (MOSFETs) are a common type of integrated circuit device. A MOSFET device includes a source region, a drain region, a channel region extending between the source and drain regions, and a gate provided over the channel region. The
15 gate includes a conductive gate structure disposed over and separated from the channel regions with a thin dielectric layer.

[0003] Lateral MOSFET devices are often used in high voltage (i.e., greater than 200 volts) applications such as
20 off-line switching regulators in AC/DC voltage conversion. Lateral MOSFET devices typically comprise a source region and a drain region separated by an intermediate or drift region. A gate structure is disposed over the channel region of the device. In the on state, a voltage is applied
25 to the gate to form a conduction channel region between the source and drain regions, which allows current to flow through the device. In the off state, voltage applied to the gate is sufficiently low so that a conduction channel does not form, and thus current flow does not occur. During
30 the off state, the device must support a high voltage between source and drain regions.

[0004] ON resistance (R_{ON}) is an important performance figure of merit for MOSFET switching devices. ON resistance is the ohmic resistance that exists between an input and an
35 output pin of a MOSFET switch when the switch is closed and passing a signal. ON resistance correlates to how much

-2-

signal attenuation will result as the signal passes through the device. Another important figure of merit is specific on resistance (R_{SP}), which is the product of R_{ON} and surface area, or $R_{ON} \cdot \text{Area}$. A lower $R_{ON} \cdot \text{Area}$ allows a designer to use
5 a smaller high voltage lateral MOSFET to meet ON resistance requirements for a given application, which reduces the area and cost of a power integrated circuit.

[0005] One problem with conventional high voltage lateral MOSFETs is that techniques and structures that tend to
10 maximize breakdown voltage (V_{BD}) adversely affect R_{ON} and vice versa. For example, typical lateral MOSFETs require a larger surface area in order to support a higher V_{BD} , which increases specific on-resistance (R_{SP}).

[0006] To overcome this problem, several designs have
15 been proposed in an attempt to provide acceptable combinations of high breakdown voltage and low $R_{ON} \cdot \text{Area}$. For example, devices have been designed with one or more reduced surface field (RESURF) regions and/or regions of localized doping (also referred to as superjunction or
20 multiple conduction structures). However, these designs require expensive wafer processing involving multiple masking and ion implant steps, very deep diffused body regions or contacts (e.g., 30 to 40 microns deep), and/or expensive silicon on insulator substrates, which increase
25 the cost of chip manufacturing. Also, these designs are not optimized to support a multitude of blocking voltages, which adds to cost.

[0007] Accordingly, a need exists for cost effective structures and methods that improve the $R_{ON} \cdot \text{Area}$ performance
30 of lateral MOSFET devices while maintaining high blocking voltage capability and manufacturing flexibility.

-3-

Brief Description of the Drawings

[0008] FIG. 1 illustrates an enlarged partial cross-sectional view of a MOSFET cell;

5 [0009] FIG. 2 illustrates an enlarged partial cross-sectional view of an alternative embodiment of a MOSFET cell; and

[0010] FIG. 3 illustrates an enlarged partial cross-sectional view of a further embodiment of a MOSFET cell.

10

Detailed Description of a Preferred Embodiment

[0011] For ease of understanding, elements in the drawing
15 figures are not necessarily drawn to scale, and like element numbers are used where appropriate throughout the various figures. While the discussion below concerns n-channel devices, the discussion also pertains to p-channel devices, which may be formed by reversing the conductivity type of
20 the described layers and regions. Additionally, although several epitaxial layers are shown in the embodiments, more or less epitaxial layers may be used depending on performance requirements. The embodiment shown is suitable for a blocking voltage on the order of 700 volts.

25 [0012] FIG. 1 shows a partial cross-sectional view of an insulated gate field effect transistor (IGFET), lateral MOSFET, semiconductor or switching device, structure, or cell 10 having improved $R_{ON} \cdot \text{Area}$ performance and a high blocking voltage capability. By way of example, MOSFET cell
30 10 is among many such cells integrated into a semiconductor chip as part of a power integrated circuit. Alternatively, MOSFET cell 10 is a single discrete transistor.

[0013] Device 10 includes a first region of semiconductor material 11, which comprises for example, a p-type substrate
35 having a dopant concentration of about 1.5×10^{14} atoms/cm³. A

-4-

second region of semiconductor material 13 comprising a plurality of alternating layers of p-type and n-type conductivity type material is formed over first region of semiconductor material 11, and includes a major surface 14.

5 **[0014]** Region of semiconductor material 13 includes an n-type epitaxial layer or region 16 formed over substrate 11. By way of example, layer 16 has a thickness of about 3 to 10 microns, and has a dopant concentration of about 5.0×10^{15} atoms/cm³. Preferably, layer 16 is doped with arsenic or
10 antimony.

[0015] A p-type epitaxial layer 17 is formed over n-type layer 16, and has for example, a dopant concentration of about 5.0×10^{15} atoms/cm³ and a thickness of about 3.0 to 7.0 microns. Preferably, layer 17 is doped with boron. A
15 second n-type epitaxial layer 18 is formed over p-type layer 17, and has for example, a dopant concentration of about 5.0×10^{15} atoms/cm³, and a thickness of about 3.0 to 7.0 microns.

[0016] Region of semiconductor material 13 further
20 includes a second p-type layer 19 formed over n-type layer 18, and a third n-type epitaxial layer 21 formed over p-type layer 19. The characteristics of p-type layer 19 are, for example, similar to the characteristics of p-type layer 17, and the characteristics of n-type layer 21 are similar to
25 the characteristics of n-type layer 18. A third p-type layer 23 is formed over n-type layer 21, and has for example, a dopant concentration of about 5.0×10^{15} atoms/cm³ and thickness of about 5 to 15 microns, which depends on the blocking or breakdown voltage requirements of device 10. P-
30 type layer 23 preferably has a thickness that is greater than the thickness of adjacent layers 17, 18, 19, and 21. This allows device 10 to be more easily integrated with logic and control circuitry components on a power integrated circuit chip.

-5-

[0017] In one embodiment and as shown in FIG. 1, device 10 further includes a well, diffused, drift or extended drain region 26 of n-type conductivity formed in region of semiconductor material 13 and extending from major surface 14. By way of example, extended drain region 26 has a surface concentration on the order 7.0×10^{15} atoms/cm³, and a depth of about 4 to 10 microns. In an optional embodiment, a p-type layer or p-top region 27 is formed in well region 26 and extends from major surface 14 to provide a reduced surface field region. P-top region 27 allows for downward depletion when device 10 is in a blocking or off state, which allows device 10 to sustain a higher blocking voltage. Additionally, the thicknesses and dopant concentrations of layers 16, 17, 18, 19, 21, 23, 26, and 27 are selected to achieve charge balance between alternating layers in accordance to RESURF principles.

[0018] Isolation or field regions 31 are formed on device 10 to provide localized areas of passivation. Isolation regions 31 comprise for example, localized oxidation of silicon (LOCOS) regions, shallow trench isolation regions, field oxide regions, combinations thereof, or the like. In one embodiment, isolation regions 31 comprise thermal field oxide regions formed using the LOCOS technique, and have a thickness on the order of 0.5 to 2.0 microns.

[0019] A drain, trench drain region, trench drain structure, or filled trench drain 36 is formed in region of semiconductor material 13 extending from major surface 14 to a depth 37. In one embodiment, trench drain region 36 extends into n-type region 16. Bottom surface 38 of trench drain region 36 is rounded, curved, flat or combinations thereof.

[0020] To form trench drain region 36, a portion of region of semiconductor material 13 is exposed to a halogen based chemistry (e.g., bromine, chlorine, or fluorine) to etch a localized trench or trenches to a desired depth. The

-6-

etched trench is then refilled with a conductive material such as a heavily doped polycrystalline semiconductor material. For example, trench drain region 36 comprises a polysilicon filled trench doped with an n-type dopant such as phosphorus. Alternatively, trench drain region 36 comprises a metal, a silicide, amorphous semiconductor material, or combinations thereof including combinations with a polycrystalline semiconductor material. The fill material is etched back or planarized as shown in FIG. 1, or a portion of the fill material may extend onto major surface 14.

[0021] Device 10 further includes a p-type high voltage region, body region or diffused region 41 and an n-type source region 43 extending from major surface 14. Body region 41 preferably only extends partially into region of semiconductor material 13.

[0022] Device 10 also includes a gate structure 46 including a first or gate trench structure or portion 47 formed in region of semiconductor material 13, a second or surface gate structure or portion 49 formed over a portion of major surface 14, and a gate electrode 51 coupled to gate portions 47 and 49. Gate trench portion 47 controls conduction in a plurality of or multiple sub-surface channels. In particular, gate trench portion 47 controls conduction in sub-surface channel regions 57, 571, 572, and 573. Surface gate portion 49 controls conduction in a second or surface channel region 58.

[0023] Gate trench portion 47 includes a first gate dielectric layer 53 formed on sidewall and lower surfaces and a trench fill portion 54. Trench fill portion 54 comprises, for example, a doped polycrystalline material such as polysilicon doped with an n-type dopant such as phosphorous. Trench fill portion 54 comprises the same material as trench drain region 36 or a different material. Gate dielectric layer 53 comprises, for example, a silicon

-7-

oxide having a thickness of about 0.01 to 0.1 microns. Alternatively, gate dielectric layer 53 comprises other dielectrics such as silicon nitride, tantalum pentoxide, titanium dioxide, barium strontium titanate, or combinations thereof including combinations with silicon oxide.

[0024] The trench for gate trench portion 47 is formed using for example, a halogen based etch chemistry. Gate trench portion 47 has a depth 48 that is the same as depth 37. Alternatively and as shown in FIG. 1, depth 48 is greater than depth 37. For example, depth 48 extends into substrate 11 to provide a low potential termination, while depth 37 extends into n-type region 16 to avoid forming a pn junction where trench drain region 36 terminates. Bottom surface 50 of trench drain region 36 is rounded, curved, flat or combinations thereof. In one embodiment, depth 37 is on the order of 32 microns and depth 48 is on the order of 40 microns.

[0025] The gate trench is then refilled with a conductive material such as a heavily doped polycrystalline semiconductor material. For example, trench fill portion 54 comprises a polysilicon doped with an n-type dopant such as phosphorus. Alternatively, trench fill portion 54 comprises a metal, a silicide, amorphous semiconductor material, or combinations thereof including combinations with polycrystalline semiconductor material.

[0026] Surface gate portion 49 includes a second gate dielectric layer 63 and a gate conductive portion 64. Second gate dielectric layer 63 is the same as or different than gate dielectric layer 53. Gate conductive portion 64 comprises the same material or a different material than trench fill portion 53. Specifically, gate conductive portion 64 is an extension of trench fill portion 54, or it is a separately formed layer.

[0027] Gate electrode 51 comprises a conductive material such as aluminum or an aluminum alloy. An additional

-8-

dielectric or passivation layer 71 is formed over major surface 14 and patterned to form contact openings.

Passivation layer 71 comprises, for example, a deposited silicon oxide. A drain electrode 66 comprising a conductive material such as aluminum or an aluminum alloy is coupled to trench drain region 36, and a source electrode 67 comprising a conductive material such as aluminum or an aluminum alloy is coupled to source region 43. By way of example, trench drain region 36 and trench gate portion 47 have width of about 10 microns or less. An additional heavily doped shallow p-type region 52 is formed in body region 41 adjacent to source region 43 to increase the integrity of the source to body connection.

[0028] During operation a gate bias V_g is applied to gate electrode 51 and a drain voltage V_d is applied to drain electrode 66 while the source electrode is grounded. When the gate bias V_g exceeds the threshold voltages of device 10 (i.e., gate voltages necessary to form channel regions 47, 571, 572, 573, and 58), current components I_1 , I_2 , I_3 , and I_4 flow between source region 43 and trench drain region 36.

[0029] One advantage of the present invention is that n-type regions 16, 18, and 21 provide additional low resistance paths or drift regions for current to flow, which reduces on resistance R_{ON} , without increasing the area of device 10. This reduces $R_{ON} \times \text{Area}$ without detrimentally impacting the blocking voltage of device 10 or increasing die or chip size. When under a positive gate bias, gate trench portion causes electrons to accumulate at the interface between layers 16, 18, and 21 and gate trench portion 46 thereby further reducing the resistance in the areas.

[0030] Also, n-type well or drift region 26 and channel 58 provide an additional current path (e.g., I_1) for device 10, which provides a lower R_{ON} compared to prior art structures. Additionally, because n-type regions 16, 18,

-9-

and 21 are sub-surface regions, the robustness of device 10 is improved because these current paths are away from major surface 14, which reduces charge injection into isolation regions 31 and gate dielectric layer 63.

5 **[0031]** One further advantage of device 10 is that p-type region 23 is thicker than regions 17, 18, 19, and 21, which allows device 10 to be more easily integrated with logic and control circuitry devices. This reduces manufacturing and design costs. In addition, device 10 does not require
10 expensive SOI substrates, which saves cost. Further, p-type body region 41 is diffused to a shallow depth (e.g., 3-5 microns) and extends only partially into region of semiconductor material 13. As a result, the manufacturing costs and size of device 10 are reduced compared to prior
15 art devices having very deep diffused body regions (e.g., 30-40 microns). Moreover, in a preferred embodiment, the alternating layers are formed using epitaxial growth techniques, which eliminates the need for multiple expensive photolithography, ion implantation and diffusion steps.
20 Epitaxial growth also allows for the use of more alternating layers than can be achieved using photolithography, ion implantation and diffusion steps.

25 **[0032]** FIG. 2 shows an enlarged cross-sectional view of alternative embodiment of a lateral MOSFET device or cell 100. Device 100 is similar to device 10 except that device 100 is formed without an n-type well region 26, a p-type region 27, or a surface gate portion 49. In this embodiment, only channel region 57 and trench gate portion 47 are present. In device 100, current flows through n-type
30 regions 16, 18, and 21, which are all sub-surface regions. In certain applications, device 100 provides a more robust switch because of the sub-surface current paths.

35 **[0033]** FIG. 3 shows an enlarged cross-sectional view of a further embodiment of a lateral MOSFET device or cell 200. Device 200 is similar to device 10 except that n-type

-10-

regions or layers 223 are formed along the sidewalls of trench gate portion 47. N-type regions 223 are formed using, for example, angled ion implantation techniques. A masking layer, for example, prevents n-type dopant from doping body region 41 along the sidewalls of trench gate portion 47. N-type regions 223 reduce resistance in regions 17, 19, and 21 when device 200 is conducting current, which further reduces R_{ON} and $R_{ON} \cdot \text{Area}$.

[0034] Simulation analysis of device 10 showed that it is capable of blocking voltages greater than 600 volts while achieving $R_{ON} \cdot \text{Area}$ results on the order of 70 to 90 $\text{mohm} \cdot \text{cm}^2$, which is a significant improvement over prior art devices. For example, prior art single RESURF devices typically have $R_{ON} \cdot \text{Area}$ results on the order of 400 $\text{mohm} \cdot \text{cm}^2$, and double RESURF devices typically having $R_{ON} \cdot \text{Area}$ results on the order of 200 $\text{mohm} \cdot \text{cm}^2$.

[0035] Thus it is apparent that there has been provided, in accordance with the present invention, a lateral FET structure having improved blocking voltage and specific on-resistance performance. The structure provides multiple drift regions for current conduction while eliminating silicon on insulator substrates, multiple epitaxial layers with multiple ion implanted regions, and deep diffusion requirement thereby reducing manufacturing costs. The structure further provides design flexibility compared to the prior art, which improves design costs and reduces design cycle time.

[0036] Although the invention has been described and illustrated with reference to specific embodiments thereof, it is not intended that the invention be limited to these illustrative embodiments. For example, more or less alternating layers of p-type and n-type material may be used. Those skilled in the art will recognize that modifications and variations can be made without departing from the spirit of the invention. Therefore, it is intended

-11-

that this invention encompass all such variations and modifications as fall within the scope of the appended claims.